January 2002

S



FDZ206P

P-Channel 2.5V Specified PowerTrench[®] BGA MOSFET

Pin 1

General Description

Combining Fairchild's advanced 2.5V specified PowerTrench process with state of the art BGA packaging, the FDZ206P minimizes both PCB space and $R_{DS(ON)}$. This BGA MOSFET embodies a breakthrough in packaging technology which enables the device to combine excellent thermal transfer characteristics, high current handling capability, ultralow profile packaging, low gate charge, and low $R_{DS(ON)}$.

Applications


- Battery management
- · Load switch
- Battery protection


Features

- -13 A, -20 V. $R_{DS(ON)} = 9.5 \text{ m}\Omega @V_{GS} = -4.5 \text{ V}$ $R_{DS(ON)} = 14.5 \text{ m}\Omega @V_{GS} = -2.5 \text{ V}$
- Occupies only 14 mm² of PCB area. Only 42% of the area of SO-8
- Ultra-thin package: less than 0.76 mm height when mounted to PCB
- 0.65 mm ball pitch
- 3.5 x 4 mm² footprint

F206

• High power and current handling capability







Absolute Maximum Ratings TA=25°C unless otherwise noted

Symbol	Parameter		Ratings	Units	
V _{DSS}	Drain-Source Voltage		-20		
V _{GSS}	Gate-Source Voltage		±12	V	
l _D	Drain Current – Continuous	(Note 1a)	-13	A	
	– Pulsed		-60		
PD	Power Dissipation (Steady State)	(Note 1a)	2.2	W	
T _J , T _{STG}	Operating and Storage Junction Tempera	iture Range	-55 to +150	°C	

Thermal Characteristics

$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	(Note 1a)	56	°C/W
R _{0JB}	Thermal Resistance, Junction-to-Ball	(Note 1)	4.5	
R _{0JC}	Thermal Resistance, Junction-to-Case	(Note 1)	0.6	

Package Marking and Ordering Information

Device Marking	Device	Reel Size	Tape width	Quantity
206P	FDZ206P	13"	12mm	3000

©2002 Fairchild Semiconductor Corporation

FDZ206P

Symbol	Parameter	Test Conditions	Min	Тур	Мах	Units
Off Char	acteristics					
BV _{DSS}	Drain–Source Breakdown Voltage	$V_{GS} = 0 V$, $I_D = -250 \mu A$	-20			V
ΔBV_{DSS} ΔT_J	Breakdown Voltage Temperature Coefficient	$I_D = -250 \ \mu A$, Referenced to 25°C		-13		mV/°C
DSS	Zero Gate Voltage Drain Current	$V_{DS} = -16 V$, $V_{GS} = 0 V$			-1	μA
GSSF	Gate–Body Forward Leakage	$V_{GS} = -12 \text{ V}, V_{DS} = 0 \text{ V}$			-100	nA
GSSR	Gate-Body Reverse Leakage	$V_{GS} = 12 \text{ V}, V_{DS} = 0 \text{ V}$			100	nA
On Char	acteristics (Note 2)					
V _{GS(th)}	Gate Threshold Voltage	$V_{DS} = V_{GS}, \qquad I_D = -250 \ \mu A$	-0.6	-0.9	-1.5	V
$\Delta V_{GS(th)}$ ΔT_{J}	Gate Threshold Voltage Temperature Coefficient	$l_{\rm D}$ = -250 µA, Referenced to 25°C		3.3		mV/º0
R _{DS(on)}	Static Drain–Source On–Resistance	$ \begin{array}{l} V_{GS} = - \ 4.5 \ V, b = -13 \ A \\ V_{GS} = -2.5 \ V, b = -10.5 \ A \\ V_{GS} = -4.5 \ V, b = -13 \ A, \ T_J = 125^\circ C \end{array} $		7 10 9	9.5 14.5 13	mΩ
D(on)	On–State Drain Current	$V_{GS} = -4.5 \text{ V}, V_{DS} = -5 \text{ V}$	-60			Α
g _{FS}	Forward Transconductance	$V_{DS} = -5 V$, $I_D = -13 A$		58		S
C _{iss} C _{oss}	Characteristics Input Capacitance Output Capacitance	$V_{DS} = -10 \text{ V}, V_{GS} = 0 \text{ V},$ f = 1.0 MHz		4280 873		pF pF
C _{rss}	Reverse Transfer Capacitance			400		pF
	g Characteristics (Note 2)	$V_{DD} = -10 V$, $I_D = -1 A$,		17	21	
t _{d(on)}	Turn–On Delay Time	$V_{DD} = -10 V$, $I_D = -1 A$, $V_{GS} = -4.5 V$, $R_{GEN} = 6 \Omega$		11	31 20	ns ns
t _r	Turn–Off Delay Time	$V_{GS} = -4.5 V$, $R_{GEN} = 0.52$		115	184	
t _{d(off)} t _f	Turn–Off Fall Time			60	96	ns ns
Q _q	Total Gate Charge	$V_{DS} = -10 V$, $I_D = -13 A$,		38	53	nC
Qgs	Gate–Source Charge	$V_{GS} = -4.5 V$		7	00	nC
Q _{ad}	Gate–Drain Charge			10		nC
5	ource Diode Characteristics	and Maximum Ratings		10		
ls	Maximum Continuous Drain–Source	-			-1.8	Α
V _{SD}	Drain–Source Diode Forward Voltage	$V_{GS} = 0 \text{ V}, \text{ I}_{S} = -1.8 \text{ A}$ (Note 2)		-0.7	-1.2	V
t _{rr}	Diode Reverse Recovery Time	$I_{F} = -13A$,		34		nS
Qrr	Diode Reverse Recovery Charge	d _{iF} /d _t = 100 A/µs		38		nC
	ned with the device mounted on a 1 in ² 2 oz. copper p	$d_{iF}/d_t = 100 \text{ A/}\mu\text{S}$ ad on a 1.5 x 1.5 in. board of FR-4 material. The thermatic or R _{eVC} , the thermal reference point for the case is defi	al resistanc		junction to th	


888888	a)	56°C/W when mounted on a 1in ² pad of 2 oz copper	b)	119°C/W when mounted on a minimum pad of 2 oz copper
Scale 1 : 1 on letter size paper				
2. Pulse Test: Pulse Width < 300µs, Duty Cycle	< 2.0%	6		

FDZ206P Rev. D (W)


4.00±0.15 0.30 INDEX SLOT GATE q SOURCE 0.65 G DRAIN 2.60 3.60±0.20 0.65 2.60 TOP VIEW LAND PATTERN RECOMMENDATION 0.76 MAX -0.25^0.15 -) - + + + + + - + - + - +SOLDER BALL, 0.30±0.03 0.30 SOLDER BALL 0.10 FRONT VIEW Ŧ Œ Е 2.60 D 0.51 BALL գ С 0.65 в INDEX SLOT (HIDDEN) SEATING PLANE 0.65 SIDE VIEW GATE 3.25 NOTES: UNLESS OTHERWISE SPECIFIED BOTTOM VIEW A) ALL DIMENSIONS ARE IN MILLIMETERS.
B) NO JEDEC REGISTRATION REFERENCE AS OF JULY 1999.
C) BALL CONFIGURATION TABLE BALL TERMINAL DESIGNATION A1,B1,C1,D1,E1,E2,E3, E4,E5,E6,D6,C6,B6,A6 DRAIN GATE A3,A4,A5,B2,B3,B4,B5,C2, C3,C4,C5,D2,D3,D4,D5, SOURCE

FDZ206P Rev. D (W)

FDZ206P



FDZ206P



FDZ206P

FDZ206P Rev. D (W)

TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx™ Bottomless™ CoolFET™ CROSSVOLT™ DenseTrench™ DOME™ **EcoSPARK™** E²CMOS[™] EnSigna™ FACT™ FACT Quiet Series™ FAST ® FASTr™ FRFET™ GlobalOptoisolator[™] POP[™] GTO™ HiSeC™ ISOPLANAR™ LittleFET™ MicroFET™ MicroPak™ MICROWIRE™

OPTOLOGIC™ OPTOPLANAR™ PACMAN™ Power247™ PowerTrench[®] QFET™ QS™ QT Optoelectronics[™] Quiet Series[™] SILENT SWITCHER®

SMART START™ VCX™ STAR*POWER™ Stealth™ SuperSOT[™]-3 SuperSOT[™]-6 SuperSOT[™]-8 SyncFET™ TinyLogic™ TruTranslation[™] UHC™ UltraFET[®]

STAR*POWER is used under license

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY. FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.
	In Design First Production Full Production